
A/

If the memorie a un bro des adresses de 20 fils et un bus des données de 8 fils. Calcula le nombre de coses mémories disposibles dans ce composant. Calcular la valeur minimum et maximum (en hexadecimal) que peut avoir cette cose mamoire

(1) Puelle est la différence entre une mémoire morte ROM et une mémoire vive RAM.

- B/ Etude du sche'ma structurel (Voir ournexe 1) 1) Quelle est la taille du sus des acheres en décimal, en hexédecimal, en hilo (rappel: 1K en informatique vant 1024 hits)
 - 2) Quelle sont les voileurs maximum et minimum des
 - 3) Donner la taille du bis des données, la Valeur maximum et minimum des obonnées presentes pur se bus.
 - 4) Déterminer le type de mémoire que sont un et vz. Donner leurs sonactéristiques: Kaille des bus, nombre de soses mémoires disposibles.
 - 5) Détermina le voleme de la à Ast pour que U, soit selectionnée (biraire et hexadecimal)
 - 6/ Determinar les valeurs de Ao à Ass pour que Vr soit selectionné (hinaire et texadécimal)
 - 7/ Completer le document en annexe 2.



6. CONTENU PARTIEL DE L'EPROM

6.1. LA MELODIE:

L'EPROM contient des informations de la mélodie.

al alike i parkepikanan Dilakan lakan maran kari 112, ili sabah kalendaran dari bagai sabah baran baran baran

Adr(@)	@	@+1.	0)12	(mes)	@44	(a)	0.6	$\langle o \rangle$	(0) 23	$\tilde{q}(r)$	OF A	0::3	os c	- @+D	a HE	Ø+F
\$80004	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80			\$80 *	W-1000000000000000000000000000000000000	200
\$8010	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80	\$80
	\$C0	\$CC	\$BA	\$9F	\$73	\$5B	\$63	\$92	\$B4	\$9D	\$8F	\$90	\$97	\$9F	\$97	\$85
38030	\$49	\$25	\$2B	\$4B	\$69	\$72	\$73	\$73	\$6B	\$82	\$A2	\$8A	\$5B	\$38	\$40	\$5A

<u>Tableau 1</u>: Contenu partiel de la mémoire EPROM MELODIE

6.2. LA FREQUENCE DE TEST:

L'EPROM contient également des informations qui permettent de mettre au point la carte de câblage imprimé. Le contenu de la mémoire en mode sinus est donné par le tableau 2. La capacité de l'EPROM est de 32 Koctets. La durée d'un octet est également de 81,3 µs.

(@)nbA	(a)	@+1.	@+2*	@13	@+4 #	@+5	@+6	(a)+7.	@+85	@19	@+A.	@+B+	@ic:	(a)+D;	@+E	@+F
\$0000	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40
\$0010	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40
\$0020	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40
\$0030	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40	\$80	\$C0	\$E0	\$C0	\$80	\$40	\$20	\$40

Tableau 2 : contenu partiel de la mémoire EPROM TEST

Le programme complet de l'EPROM est fourni sur disquette.



M2732A

NMOS 32K (4K x 8) UV EPROM

- FAST ACCESS TIME: 200ns
- EXTENDED TEMPERATURE RANGE
- SINGLE 5V SUPPLY VOLTAGE
- LOW STANDBY CURRENT: 35mA max
- INPUTS and OUTPUTS TTL COMPATIBLE DURING READ and PROGRAM
- COMPLETELY STATIC

DESCRIPTION

The M2732A is a 32,768 bit UV erasable and electrically programmable memory EPROM. It is organized as 4,096 words by 8 bits. The M2732A with its single 5V power supply and with an access time of 200 ns, is ideal suited for applications where important requirements. fast turn around and pattern experimentation one

The M2732A is honsed in a 24 pin Window Ceramic Frit-Seal Dual-in-Line package. The transparent lid allows the user to expose the chip to ultraviolet light written to the clerice by following the programming to erase the bit pattern. A new pattern can be then

Table 1. Signal Names

V _{SS} Ground	Vcc Supply Voltage	GV _{PP} Output Enable / Pn	E Chip Enable	Q0 - Q7 Data Outputs	A0 - A11 Address Inputs	
	ltage	Output Enable / Program Supply	lib.	uts	puts	





Figure 1. Logic Diagram



July 1994


M2732A

Table 2. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
Τ ₄	Ambient Operating Temperature	grade 1 grade 6	0 to 70 -40 to 85	റ്
TBIAS	Temperature Under Bias	grade 1 grade 6	-10 to 80 -50 to 95	റ്
Tsrg	Storage Temperature		-65 to 125	റ്
ν _γ	Input or Output Voltages		-0.6 to 6	٧
Vœ	Supply Voltage		-0.6 to 6	<
Vpp	Program Supply Voltage		-0.6 to 22	<

Note: Except for the refing "Operating Temperature Range", stresses above those issad in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SSS-THOMSON SURE Program and other relevant quality documents.

Figure 2. DIP Pin Connections



DEVICE OPERATION

The six modes of operation for the M2732A are listed in the Operating Modes Table. A single 5V power supply is required in the read mode. All inputs are TTL level except for V_{PP}.

Read Mode

The M2732A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should

pendent of device selection. be used to gate data to the output pins, inde-

access time (twwa) is equal to the delay from E to output (te.cov). Data is available at the outputs after the falling edge of G. assuming that E has been low and the addresses have been stable for at least WANDA-ICTON. Assuming that the addresses are stable, address

Standby Mode

The M2732A has a standby mode which reduces the active power current by 70 %, from 125 mA to 35 mA. The M2732A is placed in the standby mode by applying a TIL high signal to E input. When in standby mode, the outputs are in a high impedance state, independent of the GV_{PP} input.

Two Line Output Control

ory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function Because M2732A's are usually used in larger mem

- the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that E be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

15